

Claims

1. A method of forming a nearly planar dielectric film on a metal layer, comprising:
 - forming a metal layer having a predetermined maximum feature spacing;
 - forming an oxide layer on the metal layer using a TEOS-based procedure;
 - facet-etching the oxide layer; and
 - reflowing at least a portion of the oxide layer.
2. The method of claim 1, wherein forming the metal layer comprises forming metal layer with a maximum feature spacing of 0.3 microns.
3. The method of claim 1, wherein forming the metal layer comprises forming metal runners and wherein forming the oxide layer forms oxide on one or more sidewalls of the metal runners.
4. The method of claim 1, wherein forming the oxide layer comprises forming a portion of the oxide layer using a TEOS-based procedure at a first deposition rate and forming a portion of the oxide layer using a TEOS-based procedure at a second deposition rate which is less than the first deposition rate.
5. The method of claim 1, wherein forming the oxide layer comprises forming a portion of the oxide layer using a TEOS-based procedure at a first deposition rate having a tendency to form voids and forming a portion of the oxide layer using a TEOS-based procedure at a second deposition rate having a tendency to form substantially no voids or fewer voids than the first deposition rate.

6. The method of claim 1, further comprising facet etching the oxide layer to reduce severity of any trenches in oxide layer overlying gaps between metal features in the metal layer.

7. A method of forming a nearly planar dielectric film on a metal layer, comprising:

forming a metal layer having a predetermined maximum feature spacing of 0.3 microns;

forming a first oxide layer using a TEOS-based procedure at a first deposition rate on the metal layer;

forming a second oxide layer on the first oxide layer using a TEOS-based procedure at a second deposition rate which is less than the first deposition rate; and

facet etching the second oxide layer.

8. A method of forming a nearly planar dielectric film on a metal layer, comprising:

forming a metal layer;

depositing a film resistant to lateral etching on the metal layer;

etching the metal layer to form a metal pattern having a predetermined maximum feature spacing of 0.3 microns;

forming a first oxide layer using a TEOS-based procedure at a first deposition rate on the metal pattern;

forming a second oxide layer on the first oxide layer using a TEOS-based procedure at a second deposition rate which is less than the first deposition rate; and

facet etching the second oxide layer.

9. A method of forming a nearly planar dielectric film on a metal layer, comprising:
- forming a metal layer;
 - depositing a film resistant to lateral etching on the metal layer;
 - etching the metal layer to form a metal pattern having a predetermined maximum feature spacing;
 - forming two or more oxide spacers on two or more metal features of the metal layer to provide an effective space less than about the predetermined maximum feature spacing between two or more oxide spacers;
 - forming a first oxide layer using a TEOS-based procedure at a first deposition rate on the metal pattern;
 - forming a second oxide layer on the first oxide layer using a TEOS-based procedure at a second deposition rate which is less than the first deposition rate; and
 - facet etching the second oxide layer.
10. A method of forming a nearly planar dielectric film on a metal layer, comprising:
- forming a metal layer including two or more metal features spaced with a maximum feature spacing greater than 0.3 microns;
 - forming a oxide spacer on the two or more metal features to provide oxide features spaced by less than the maximum feature spacing; and
 - forming an oxide layer on the metal layer having a thickness less than about 6000 angstroms using a TEOS-based procedure.
11. The method of claim 10, wherein forming the oxide layer comprises forming a portion of the oxide layer using a TEOS-based procedure at a first deposition rate

and forming a portion of the oxide layer using a TEOS-based procedure at a second deposition rate which is less than the first deposition rate.

12. The method of claim 10, wherein forming the oxide layer comprises forming a portion of the oxide layer using a TEOS-based procedure at a first deposition rate having a tendency to form voids and forming a portion of the oxide layer using a TEOS-based procedure at a second deposition rate having a tendency to form fewer voids than the first deposition rate.

13. The method of claim 10, further comprising facet etching the oxide layer to reduce severity of any trenches in oxide layer overlying gaps between metal features in the metal layer.

14. The method of claim 10, wherein forming an oxide layer on the metal layer having a thickness less than about 6000 angstroms using a TEOS-based procedure comprises forming an oxide layer having a thickness less than about 4000 angstroms.

15. A method of making nearly planar dielectric films on a metal layer, where maximum feature spacing cannot be reduced because of lateral electrical coupling concerns, the method comprising:

forming a metal pattern with maximum feature spacing of about five microns;

forming an oxide spacer on one or more metal features of the metal layer to provide an effective space less than about five microns; and

executing a FLOW-FILL procedure to form a substantially void-free oxide layer on the metal layer and the oxide spacer.

16. The method of claim 15, wherein forming the metal pattern includes forming a metal layer; depositing a film resistant to lateral etching on the metal layer; and etching the metal layer to form the metal pattern.
17. The method of claim 16, wherein the film resistant to lateral etching is a TEOS, oxide-nitride film.
18. The method of claim 15, wherein forming the metal pattern includes forming a pattern including extensive serif features to avoid large open areas.
19. A method of making a dielectric layer, comprising:
depositing a dielectric material at a first deposition rate having a tendency to form voids; and
depositing a dielectric material on the deposited dielectric material at a second deposition rate having a tendency to form substantially no voids or fewer voids than the first deposition rate.
20. A method of making a dielectric layer, comprising:
depositing a dielectric material at a first deposition rate; and
depositing a dielectric material on the deposited dielectric material at a second deposition rate less than the first deposition rate.

21. A method of making a dielectric layer, comprising:
depositing a dielectric material using a deposition process having a first conformal tendency; and
depositing a dielectric material on the deposited dielectric material using a deposition process having a second conformal tendency greater than the first conformal tendency.
22. The method of claim 21:
wherein depositing a dielectric material using a deposition process having a first conformal tendency comprises depositing a dielectric material using a TEOS-based procedure at a first deposition rate; and
wherein depositing a dielectric material using a deposition process having a second conformal tendency comprises depositing a dielectric material using a TEOS-based procedure at a second deposition rate lower than the first deposition rate.
23. A method of making an integrated circuit, comprising:
providing a first metal layout having a first pattern fill density;
generating a metal layout pattern based on the first metal layout and having a second pattern fill density greater than the first pattern fill density;
forming a metal pattern on a layer;
depositing a dielectric material on the metal pattern using a deposition process having a first conformal tendency; and
depositing a dielectric material on the deposited dielectric material using a deposition process having a second conformal tendency greater than the first conformal tendency.
24. A method of making an integrated circuit, comprising:

providing a first metal layout having a first pattern fill density;
generating a metal layout pattern based on the first metal layout and having a
second pattern fill density greater than the first pattern fill density;
forming a metal pattern on a layer;
depositing a dielectric material on the metal pattern at a first deposition rate;
and
depositing a dielectric material on the deposited dielectric material at a
second deposition rate less than the first deposition rate.

25. A method of making an integrated circuit, comprising:
providing a first metal layout having a first pattern fill density;
generating a metal layout pattern based on the first metal layout and having a
second pattern fill density greater than the first pattern fill density;
forming a metal pattern on a layer;
forming a first oxide layer on the metal pattern using a TEOS-based
procedure at a first deposition rate; and
forming a second oxide layer on the first oxide layer using a TEOS-based
procedure at a second deposition rate lower than the first deposition
rate.
26. A method of increasing pattern-fill density of a metal layout, comprising:
identifying and filling in open areas of the metal layout with floating metal;
identifying and filling in notches of the metal layout; and
identifying and filling in corners of the metal layout.

27. A method of increasing pattern-fill density of a metal layout, comprising:

identifying and filling in one or more open areas of the metal layout with floating metal;
identifying and filling in one or more notches of the metal layout after identifying and filling in one or more open areas; and
identifying and filling in one or more corners of the metal layout after filling in one or more notches.

28. A method of increasing pattern-fill density of a metal layout, comprising:
identifying and filling in one or more notches of the metal layout;
identifying and filling in one or more corners of the metal layout; and
identifying and filling in between opposing edges of live metal regions of the metal layout.

29. A method of increasing pattern-fill density of a hierarchical metal layout pattern definition, comprising:
identifying and filling in one or more notches, inner lines, and corners of the metal layout to define a first derivative metal layout pattern definition;
determining whether the first derivative metal layout pattern definition has a predetermined pattern fill density;
identifying and filling in one or more notches and corners of the metal layout to define a second derivative metal layout pattern definition;
determining whether the second derivative metal layout pattern definition has the predetermined pattern fill density; and
redefining one or more edges of the second derivative metal layout in response to determining that the second derivative metal layout does not have the predetermined pattern fill density.

30. A computer-readable medium comprising:
instructions for identifying and filling in one or more notches, inner lines,
and corners of the metal layout to define a first derivative metal
layout pattern definition; and
instructions for determining whether the first derivative metal layout pattern
definition has a predetermined pattern fill density;
31. A computer-readable medium comprising:
instructions for identifying and filling in one or more predetermined forms of
non-metallic regions of a metal layout pattern definition to define a
derivative metal layout pattern definition; and
instructions for determining whether the derivative metal layout pattern
definition has a predetermined pattern fill density.
32. A system comprising:
at least one processor; and
a memory coupled to the processor and comprising:
instructions for identifying and filling in one or more notches and
corners of the metal layout to define a first derivative metal
layout pattern definition; and
instructions for determining whether the first derivative metal layout
pattern definition has a predetermined pattern fill density;
33. An integrated circuit comprising:
one or more conductors;
a first insulative layer which is substantially free of voids and which contacts
the one or more conductors;
a second insulative layer which lies on the first insulative layer and which
includes a substantial number of voids.

34. The integrated circuit of claim 33, wherein the first and second insulative layer consist essentially of silicon oxide and have substantially different dielectric constants.

35. An integrated memory circuit comprising:
one or more memory cells;
one or more conductors coupled to the one or more memory cells;
a first insulative layer which is substantially free of voids and which contacts the one or more conductors; and
a second insulative layer which lies on the first insulative layer and which includes a substantial number of voids.

36. The integrated memory circuit of claim 35, wherein the first and second insulative layers consist essentially of silicon oxide and have substantially different dielectric constants.

37. A system comprising:
a processor; and
at least one integrated memory circuit comprising:
one or more memory cells;
one or more conductors coupled to the one or more memory cells;
a first insulative layer which is substantially free of voids and which contacts the one or more conductors; and
a second insulative layer which lies on the first insulative layer and which includes a substantial number of voids.

38. The system of claim 37, wherein the first and second insulative layers consist essentially of silicon oxide and have substantially different dielectric constants.

39. The system of claim 1, wherein the processor is a digital signal processor.